Abstract-With the development of wide band-gap (WBG) technology, the switching speed of power semiconductor devices increases, which makes circuits more sensitive to parasitics. For three-level active neutral point clamped (3L-ANPC) converters, the over-voltage caused by additional non-active switch loop can be an issue. This paper analyzes the multiple commutation loops in 3L-ANPC converter and summarizes the impact factors of the device over-voltage. The nonlinearity of the output capacitance of the device can significantly influence the overvoltage. A simple control without introducing additional hardware circuit or complex software algorithm is proposed to attenuate the effect of the nonlinear output capacitance. Multipulse test is conducted for a 3L-ANPC converter built with silicon carbide (SiC) MOSFETs. With the proposed control, the testing results show that the peak drain-source voltage of both active and non-active switches is reduced by more than 20% compared to the conventional control.
I. INTRODUCTION
Three-level (3L) converters are widely used in high power and medium voltage applications such as grid-tied inverters, motor drives, electric transportation and uninterruptible power supplies. Compared with conventional two-level (2L) converters, 3L converters own advantages such as lower EMI noise, lower required voltage rating for power semiconductor devices, better power quality, and higher control flexibility [1, 2] . Among the 3L topologies, the active neutral point clamped (ANPC) converter shown in Fig.  1 is a promising and popular candidate. All the switches in the converter can be actively controlled to achieve bidirectional power flow, thermal balance and higher efficiency.
Different modulation schemes can be applied to control the 3L-ANPC converter [3] [4] [5] [6] [7] [8] . In [3] , two commonly used schemes are analyzed in detail, and the results show that the outer mode control can achieve lower switching loss compared to the inner mode control due to minimized parasitics in commutation loops. The modulation of outer mode control for a single phase is plotted in Fig. 2 . S 1H and S 3H operate complementarily at high switching frequency while S 2H operates at line frequency.
Owing to the better switching characteristics of wide band-gap (WBG) power semiconductor devices like silicon carbide (SiC) MOSFETs and gallium nitride (GaN) HEMTs, the switching frequency can be increased without increasing the switching loss compared to Si devices. Nevertheless, the parasitics in the power loop have an increased impact as switching speed becomes faster. The higher dv/dt and di/dt can cause worse voltage and current spike on the power devices, which not only induce EMI but also can damage the devices. Extensive work has been done to analyze and minimize the parasitics in switching loops of 2L converters [9] [10] [11] [12] [13] . However, not much research has been focused on 3L converters, which have multiple loops and are more complicated. In [14, 15] , the over-voltage of non-active switches in 3L-ANPC converters caused by long loops and reverse recovery is analyzed. However, these papers only give a brief explanation for the phenomenon without providing a proposed solution to reduce such over-voltage. 978-1-5386-8330-9/19/$31.00 ©2019 IEEE To have comprehensive understanding of the overvoltage issues in 3L-ANPC converters, this paper provides detailed analysis of multiple switching loops and identifies the critical impact factor of the over-voltage. Based on the analysis, a simple control method is proposed to mitigate the over-voltage of non-active switches.
II. ANALYSIS OF OVER-VOLTAGE IN NON-ACTIVE SWITCH

A. Loop Analysis
Operation of a single phase in Fig. 2 during one line cycle with conventional control is divided into four states as listed in Table I .
During the half line cycle with positive output voltage, the operation state changes between N and O -, which means that S 1L and S 3L operates at high frequency while S 2L and S 3H keep in on state and S 2H and S 1H are off. The commutation loop is highlighted in Fig. 3 . For instance, the current (solid green line) flows out of the phase and is constant during one switching cycle. Originally, the phase operates at O -state as shown in Fig. 3(a) , and the current goes through S 3L and S 2L . During the switching transition, S 3L is turned off first and the current flows through its body diode. Then S 1L is turned on to force the current path to change from S 3L to S 1L . The drainsource voltage of S 3L increases from 0 to V dc . Therefore, a commutation loop exists between S 1L and S 3L , which is shown in dashed blue line in Fig. 3(b) and is similar to a conventional two-level phase leg. This loop has been widely analyzed and can be optimized by minimizing the loop area to reduce the influence of the loop parasitics. 
However, there is an additional commutation loop as shown in dashed red line. Since S 2L and S 3H are in on state, S 2H is equivalently paralleled with S 3L . As a result, when the high switching frequency switch S 3L is commutating with S 1L , the drain-source voltage of the line switching frequency switch S 2H follows the drain-source voltage of S 3L even though S 2H is a non-active switch during the half line cycle.
B. Impact Factors of Over-Voltage
Fig . 4 illustrates the equivalent circuit of the additional switching loop as well as the voltage response of S 2H .
Because S 2H is always in off state during the half line cycle, it is represented by an output capacitance C 2H . The parasitic inductance of the loop is L r . The drain-source voltage of S 3L is simplified to be a ramp pulse from 0 to V dc and serves as the excitation of the loop. In all, the voltage across the nonactive switch is the ramp response of a LC resonant network.
The peak over-voltage of the non-active switch is mainly determined by three factors: dv/dt of v ds_3H , inductance of L r and capacitance of C 2H . Theoretically, the maximum peak voltage should be 2V dc if L r and C 2H both have constant value. Nevertheless, C 2H is the output capacitance of a power semiconductor device and is highly dependent on drainsource voltage across the device. Based on different semiconductor material and device structure, the output capacitance at low voltage can be 10-500 times higher than that at high voltage. According to energy conservation, the voltage is inversely proportional to the square root of capacitance. As a result, the peak voltage of the non-active switch can be much higher than 2V dc . In addition, the actual drain-source waveform of S 3L during switching transient is not an ideal ramp and is also influenced by the extra loop. Due to the coupling effect, higher peak v ds_2H can result in higher peak v ds_3L as well.
To reduce the impact of the intrinsic nonlinearity of the power semiconductor device, extra capacitors can be paralleled with the non-active switch. However, these can significantly increase the C oss loss as v ds_2H is following v ds_3L and C 2H is continuously charging and discharging. Other solutions to reduce the over-voltage with conventional control include slowing down v ds_3L with lower dv/dt, reducing the loop inductance L r , and adding snubbers. Reducing the dv/dt of v ds_3L means slowing down the switching speed of S 1L and S 3L , which increases the switching loss of the converter.
It is observed from Fig. 3 (b) that within the additional switching loop, there are four switches included. Thus, this is a large loop with long length, and it is difficult to optimize L r especially for discrete power semiconductor devices with bulky packaging. In terms of adding snubbers, it not only increases the loss but also makes the circuit more complicated and less reliable. Consequently, effectiveness for the overvoltage mitigation of the non-active switch with conventional control is limited. 
III. PROPOSED CONTROL STRATEGY
According to the analysis above, the nonlinearity of the output capacitance of a power semiconductor device is one of the fundamental sources causing high over-voltage. Note that for a typical power device, the output capacitance can be approximately divided into two regions. From 0 to around 1/10 of the rated voltage, the capacitance decreases rapidly, and this is the main nonlinear region [16] . After that, the capacitance does not change much. Therefore, if the initial drain-source voltage of the non-active switch can be higher than the nonlinear region, the influence of the nonlinear capacitance can be significantly reduced, leading to lower over-voltage.
To achieve such an idea, a simple control is proposed. Compared to the conventional control, the only change is to keep S 3H and S 3L off when they are not switching. Fig. 5 shows the circuit with the change of switch state highlighted. With the proposed control, S 2H is no longer directly paralleled with S 3L . As both S 1L and S 3L are off during the commutation between O -and N states, they can be represented by the output capacitance and the equivalent circuit is shown in Fig. 6 . This network includes three nonlinear capacitances and one inductance. In steady state, L r is neglected, and the equivalent circuits in O -and N states are depicted in Fig. 7 . From Fig. 7(a) , C 2H is paralleled with C 3H and V dc is distributed among the capacitances. Hence, there is initial voltage across C 2H before the turn-off of S 3L , which is helpful for avoiding the nonlinear region and reducing the over-voltage. Assuming that all the switches have the same parameters, the drain-source voltage of S 2H during O -is derived as
where C(v) is the voltage dependent capacitance. From Fig.  7(b) , the three capacitances share the voltage of two sources. The drain-source voltage of S 2H during N state is
Since the capacitance is nonlinear, (1) and (2) are difficult to solve and determine the numerical result. Thus, the simulation based on the capacitance curve from a device datasheet is preferred. Fig. 8 plots the capacitance of one Si MOSFET and one SiC MOSFET with similar voltage and current ratings. The nonlinearity of the Si MOSFET is much higher than that of the SiC MOSFET due to different device structure. Fig. 9 depicts the trajectory of the resonance during half ringing period between L r and C 2H . With the conventional control in dashed lines, the trace is not a circle due to the nonlinearity of the capacitance. The peak over-voltage is more than 2V dc and the Si MOSFET has even higher overvoltage because of the more severe nonlinearity. With the proposed control and the initial voltage built at the beginning, the trace is more like a circle especially for the SiC MOSFET. The peak over-voltage is reduced by 36.1% and 23.8% for the Si and SiC MOSFET respectively. Fig. 10 shows a comparison of the peak over-voltage with different dv/dt of S 3L and loop inductance between conventional and proposed control. Here a 900 V, 800 A SiC MOSFET module is selected for the case study. In general, the peak over-voltage decreases greatly with the proposed control. Therefore, higher dv/dt can be adopted for the high speed switches with the given layout design, which can help reduce switching loss and improve efficiency. 
IV. TESTING RESULTS AND DISCUSSION
The 900 V HT-3000 series SiC MOSFET module from Wolfspeed is selected to demonstrate the effectiveness of the proposed control for over-voltage mitigation. The test is based on an actual 3L-ANPC converter, and Fig. 11 shows the prototype for a single phase. Design of busbar layout is illustrated in Fig. 12 . The additional switching loop (red curve) as well as the small loop (blue curve) are highlighted. To minimize the parasitics especially the additional loop inductance, laminated structure is adopted and special attention is paid to the layout. According to the parasitic simulation for the busbar, the estimated loop inductance L r is 17 nH. Note that it is much lower than a classical busbar for 3L-ANPC converter, which is typically 100-200 nH [3, 17, 18] . The DC bus voltage V dc is 500 V, the peak load current is 400 A and the switching frequency is 60 kHz. Fig . 13 illustrates the tested waveforms of the 3L-ANPC converter with conventional control during one line cycle and switching transient. The dv/dt of the active switch is 10 V/ns. Despite the low loop inductance of the busbar, the peak drainsource voltage of S 2H and S 3L is 736 V and 754 V respectively, which does not leave much margin for further increasing the switching speed. Fig. 14 plots the waveforms with the proposed control. The peak drain-source voltage of S 2H is 560 V. Because of the coupling effect between S 2H and S 3L , the peak voltage across S 3L is also reduced to 592 V. Therefore, the proposed control shows significant improvement in suppressing over-voltage. From Fig. 14(a) , it is observed that the steady state drainsource voltage of S 2H during O -state is 105 V while that during N state is 500 V, which can match with the aforementioned analysis. Based on Fig. 7 , the steady state voltage stress of the three switches can be summarized as shown in Table II . The C oss energy loss of the switch can be calculated as
where V ds_N and V ds_O-are steady state drain-source voltage during N and O -states, while C(V ds_N ) and C(V ds_O-) are the corresponding output capacitances of the device. Fig. 15 shows the calculated C oss loss comparison with the conventional and proposed control. Due to the re-distribution of steady state drain-source voltage, the proposed control introduces extra 124.1 μJ loss in each switching cycle. However, it can be neglected when comparing to the switching loss, which is typically more than 5 mJ at full load condition. 
V. CONCLUSIONS
This paper analyzes the multiple switching loops in 3L-ANPC converters and determines the causes for the overvoltage of non-active switches. The nonlinearity of the output capacitance of the power semiconductor devices plays an important role in introducing the over-voltage. To overcome such over-voltage, protect the device from damage, and increase the switching speed, a simple control is proposed based on the conventional modulation scheme. It does not require any extra circuits or complicated control algorithm, and the influence of the non-linearity of the output capacitance can be significantly reduced.
With a single phase of a 3L-ANPC converter built with SiC MOSFET modules, the multiple pulse test is conducted to compare the over-voltage of the non-active switches with conventional and proposed control. The testing results show that the peak drain-source voltage of the non-active switch decreases from 736 V to 560 V with the proposed control when the bus voltage is 500 V. In addition, due to the coupling effect between the non-active switch and the active switch, the peak voltage across the high switching frequency active switch is also reduced from 754 V to 592 V.
